1 result found Sort:

syntacore
scr1 syntacore
282
883
other
52
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
ip rtl core riscv rv32e rv32i risc-v rv32emc rv32imc verilog
Created 2017-05-09
67 commits to master branch, last one about a month ago