Search Results - RepositoryStats

2 results found Sort:

284

893

other

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

ip rtl core riscv rv32e rv32i risc-v rv32emc rv32imc verilog

Created 2017-05-09

67 commits to master branch, last one 2 months ago

146

gpl-3.0

KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi

cpu rtl asic fpga llvm clang riscv risc-v rv32imc verilog coremark in-order openlane processor teknofest verification pipeline-processor computer-architecture

Created 2022-12-21

532 commits to main branch, last one about a year ago