chipsalliance / Cores-VeeR-EH1

VeeR EH1 core

Date Created 2019-06-02 (5 years ago)
Commits 125 (last one 2 years ago)
Stargazers 848 (0 this week)
Watchers 58 (0 this week)
Forks 224
License apache-2.0
Ranking

RepositoryStats indexes 618,350 repositories, of these chipsalliance/Cores-VeeR-EH1 is ranked #61,292 (90th percentile) for total stargazers, and #35,137 for total watchers. Github reports the primary language for this repository as SystemVerilog, for repositories using this language it is ranked #12/192.

chipsalliance/Cores-VeeR-EH1 is also tagged with popular topics, for these it's ranked: fpga (#46/503),  risc-v (#40/271),  riscv (#29/175)

Other Information

chipsalliance/Cores-VeeR-EH1 has 4 open pull requests on Github, 15 pull requests have been merged over the lifetime of the repository.

Github issues are enabled, there are 18 open issues and 83 closed issues.

Star History

Github stargazers over time

90090080080070070060060050050040040030030020020010010000202020202021202120222022202320232024202420252025

Watcher History

Github watchers over time, collection started in '23

606059.559.5595958.558.5585857.557.5575720232023Feb '23Feb '23Apr '23Apr '23Jun '23Jun '23Aug '23Aug '23Oct '23Oct '23Dec '23Dec '23Feb '24Feb '24Apr '24Apr '24Jun '24Jun '24Aug '24Aug '24Oct '24Oct '24Dec '24Dec '24Feb '25Feb '25

Recent Commit History

6 commits on the default branch (main) since jan '22

66554433221100Jul '22Jul '2220232023Jul '23Jul '2320242024Jul '24Jul '2420252025

Yearly Commits

Commits to the default branch (main) per year

606050504040303020201010002019201920202020202120212022202220242024

Issue History

Total Issues
Open Issues
Closed Issues
120120100100808060604040202000202020202021202120222022202320232024202420252025

Languages

The primary language is SystemVerilog but there's also others...

SystemVerilogSystemVerilogCCPerlPerlMakefileMakefileAssemblyAssemblyVerilogVerilogPythonPythonC++C++TclTcl

updated: 2025-02-20 @ 07:03pm, id: 189812971 / R_kgDOC1BQ6w