5 results found Sort:
- Filter by Primary Language:
- Verilog (2)
- C (1)
- +
Standard Cell Library based Memory Compiler using FF/Latch cells
Created
2020-11-09
281 commits to main branch, last one 10 months ago
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
Created
2021-08-24
74 commits to master branch, last one 3 months ago
Component Tester in a Keychain
Created
2020-06-20
27 commits to master branch, last one 4 years ago
ESP32-based Development Board for Robotics and Embedded Applications
Created
2020-09-04
91 commits to master branch, last one about a year ago
Commodore 16 schematics and PCB, redrawn in Kicad
Created
2019-12-02
186 commits to master branch, last one 2 years ago