5 results found Sort:
- Filter by Primary Language:
- C++ (2)
- Verilog (2)
- Python (1)
- +
CUGR, VLSI Global Routing Tool Developed by CUHK
Created
2019-11-28
11 commits to dac2020 branch, last one about a year ago
Create fast and efficient standard cell based adders, multipliers and multiply-adders.
Created
2022-05-29
30 commits to main branch, last one about a year ago
Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
Created
2022-10-20
57 commits to main branch, last one 10 days ago
EDA physical synthesis optimization kit
Created
2019-10-23
391 commits to master branch, last one about a year ago
RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
Created
2023-06-13
121 commits to master branch, last one about a year ago