abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-Processor
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be built using the proposed processing element. The proposed architecture can lead to 100% hardware utilization and 50% reduction in the overall number of adders required in the conventional pipelined FFT designs. In order to produce the output sequence in normal order, we also present a bit reverser, which can achieve a 50% reduction in memory usage.
RepositoryStats indexes 584,353 repositories, of these abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor is ranked #532,160 (9th percentile) for total stargazers, and #535,930 for total watchers. Github reports the primary language for this repository as Verilog, for repositories using this language it is ranked #484/535.
Star History
Github stargazers over time
Watcher History
Github watchers over time, collection started in '23
Recent Commit History
89 commits on the default branch (main) since jan '22
Yearly Commits
Commits to the default branch (main) per year
Issue History
Languages
The primary language is Verilog but there's also others...
updated: 2024-11-20 @ 12:07pm, id: 445140913 / R_kgDOGohPsQ