4 results found Sort:
- Filter by Primary Language:
- Verilog (2)
- SystemVerilog (1)
- +
Awesome ASIC design verification
Created
2020-03-02
19 commits to master branch, last one 2 years ago
IC implementation of Systolic Array for TPU
Created
2021-01-07
67 commits to main branch, last one 16 days ago
VIP for AXI Protocol
Created
2020-12-29
41 commits to main branch, last one 3 years ago
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has ...
Created
2022-01-06
89 commits to main branch, last one 11 months ago