stnolting / neorv32-setups

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

Date Created 2022-01-11 (2 years ago)

Commits 522 (last one 20 hours ago)

Stargazers 65 (0 this week)

Watchers 8 (0 this week)

Forks 18

License bsd-3-clause

Ranking

RepositoryStats indexes 598,732 repositories, of these stnolting/neorv32-setups is ranked #395,402 (34th percentile) for total stargazers, and #247,336 for total watchers. Github reports the primary language for this repository as VHDL, for repositories using this language it is ranked #108/186.

stnolting/neorv32-setups is also tagged with popular topics, for these it's ranked: fpga (#350/489), verilog (#212/293), risc-v (#178/271)

Other Information

stnolting/neorv32-setups has Github issues enabled, there are 2 open issues and 15 closed issues.

Homepage URL: https://github.com/stnolting/neorv32

All Topics

soc fpga ghdl vhdl intel yosys risc-v xilinx lattice neorv32 verilog

Star History

Github stargazers over time

Watcher History

Github watchers over time, collection started in '23

Recent Commit History

522 commits on the default branch (main) since jan '22

Yearly Commits

Commits to the default branch (main) per year

Issue History

Languages

The primary language is VHDL but there's also others...

updated: 2024-12-30 @ 05:44pm, id: 446662760 / R_kgDOGp-IaA