12 results found Sort:
- Filter by Primary Language:
- Verilog (4)
- C (2)
- Jupyter Notebook (2)
- Python (2)
- Assembly (1)
- GLSL (1)
- +
CaribouLite turns any 40-pin Raspberry-Pi into a Tx/Rx 6GHz SDR
Created
2021-06-13
413 commits to main branch, last one 2 months ago
Open source ultrasound processing modules and building blocks
Created
2016-04-12
1,090 commits to master branch, last one about a month ago
:star2: IceZUM Alhambra: an Arduino-like Open FPGA electronic board
Created
2016-02-18
488 commits to master branch, last one 5 years ago
32-bit RISC-V system on chip for iCE40 FPGAs
Created
2018-01-05
188 commits to master branch, last one about a year ago
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
Created
2017-11-16
5,223 commits to main branch, last one 3 months ago
Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation
Created
2019-01-23
35 commits to master branch, last one 2 years ago
An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
Created
2018-01-01
192 commits to master branch, last one 7 months ago
New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi standard. Supports DDR and SRD tranfser!
Created
2021-02-14
17 commits to master branch, last one 2 years ago
FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit
Created
2020-02-13
10 commits to master branch, last one 4 years ago
Z80 CPU for OpenFPGAs, with Icestudio
Created
2019-08-19
264 commits to master branch, last one 6 months ago
RealtimeIO for LinuxCNC based on an FPGA
Created
2023-05-15
630 commits to main branch, last one 3 months ago
Small Processing Unit 32: A compact RV32I CPU written in Verilog
Created
2018-02-09
632 commits to master branch, last one 2 years ago