3 results found Sort:
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Created
2016-10-24
4,649 commits to main branch, last one 17 hours ago
FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
Created
2018-05-13
5,999 commits to main branch, last one 2 days ago
Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
Created
2017-07-17
933 commits to master branch, last one 9 days ago