9 results found Sort:
- Filter by Primary Language:
- Verilog (2)
- Jupyter Notebook (1)
- Python (1)
- Shell (1)
- SourcePawn (1)
- +
Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
Created
2021-10-07
1,592 commits to main branch, last one 29 days ago
The next generation of OpenLane, rewritten from scratch with a modular architecture
Created
2023-01-16
338 commits to main branch, last one 3 days ago
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
Created
2020-11-12
1,100 commits to master branch, last one 2 years ago
Index of the fully open source process design kits (PDKs) maintained by Google.
Created
2022-07-20
22 commits to main branch, last one about a year ago
Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
Created
2021-02-06
57 commits to main branch, last one 3 years ago
Raw data collected about the SKY130 process technology.
Created
2022-07-21
29 commits to main branch, last one about a year ago
JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
Created
2021-12-26
147 commits to main branch, last one 23 days ago
Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130
Created
2022-08-04
150 commits to main branch, last one about a year ago
A simple MOSFET model with only 5-DC-parameters for circuit simulation
Created
2023-07-25
180 commits to main branch, last one 3 days ago