9 results found Sort:

384
2.3k
mit
98
A FPGA friendly 32 bit RISC-V CPU implementation
Created 2017-03-08
1,589 commits to master branch, last one 2 months ago
CNN accelerator implemented with Spinal HDL
Created 2021-12-27
115 commits to dev branch, last one 6 months ago
客制化机械键盘——从0开始全套资料
Created 2020-01-16
41 commits to master branch, last one 9 months ago
7
77
bsd-3-clause
12
A reimplementation of a tiny stack CPU
Created 2017-02-25
734 commits to master branch, last one 3 years ago
7
67
mit
4
Clio, ASPLOS'22.
Created 2021-07-15
500 commits to master branch, last one 2 years ago
High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
Created 2023-08-17
7 commits to master branch, last one 9 months ago
[HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
Created 2023-10-28
10 commits to main branch, last one 28 days ago
Translated SpinalHDL-Doc(v1.7.2) into Chinese
Created 2022-09-30
72 commits to main branch, last one about a year ago
The SpinalHDL design of the Proteus core, an extensible RISC-V core.
Created 2022-12-30
414 commits to main branch, last one 23 days ago