9 results found Sort:
- Filter by Primary Language:
- Python (3)
- Verilog (2)
- VHDL (2)
- SystemVerilog (1)
- TypeScript (1)
- +
An abstraction library for interfacing EDA tools
Created
2018-05-09
542 commits to main branch, last one 7 days ago
HDL support for VS Code
Created
2015-12-10
559 commits to main branch, last one 12 days ago
Repurposing existing HDL tools to help writing better code
Created
2016-01-23
390 commits to master branch, last one 2 years ago
《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).
Created
2019-05-31
26 commits to master branch, last one about a month ago
A JSON library implemented in VHDL.
Created
2015-09-01
61 commits to master branch, last one 2 years ago
Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
This repository has been archived
(exclude archived)
Created
2015-09-18
267 commits to master branch, last one 5 years ago
Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
Created
2019-12-30
60 commits to master branch, last one about a year ago
The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB. Read and write transfers on the AHB are converted into equiva...
Created
2022-10-04
6 commits to main branch, last one 2 years ago